




Project : MT6889, LPDDR4X (SBS)
REF_SCH TOP LEVEL




ANT0
LB TRX
LTE MHB_DRX_MIMO
SA/NSA N1/N3/N41 DM
N77/78 DRX MIMO




ANT1
MHB TRX
SA N1/N3/N41 TRX
NSA N1/N3/N41 TRX




ANT3
MHB DRX
SA N1/N3/N41 DRX
NSA N1/N3/N41 DRX




ANT5
LTE B1/B3/B38/B39/B40/B41 PM
NSA LTE B1/B3/B7/B39 TRX
SA N1/N3/N41 PM




ANT10
NSA N41 PM




ANT9
WIFI1




ANT8
GPSL1+WIFI1




ANT2
LB DRX
NSA N77 DM




ANT6
N77/N78 TRX




ANT4
N77/N78 DRX




ANT11
N77/N78 PM




4G MMBPA VC7643-63M




B7 TRX




B38/B41 TX




B40 TRX




B34/B39 TX




N28B TRX




B1B3 TRX




B2 TRX




B5 TRX



B8 TRX




N28A TRX




File		
K81A_TEST_BOARD		
Size	Document Number	Rev
A2	PM855B Charger	P0
Date:	Thursday, August 26, 2021	Sheet

B41 PRX MIMO





B41 DRX MIMO CN B40 RX SAW INDIA




CN为B41 RX SAW,印度为B40 RX SAW

B1_B3_DRX MIMO




File	K81A_TEST_BOARD		
Size	Document Number	Rev	
A2	PM6558 Charger	P0	
Date:	Thursday, August 26, 2021	Sheet	


DiFEM QDM2310




N28 DRX




DRX HB



DRX MB



DRX LB



File	MT8883_5GL	Rev	P0
Size	Document Number		
Date	Thursday, August 26, 2021	Sheet	of


PRX LNA-Bank MXD83K5A Matching

MHB PRX


PRX HB

PRX MB


PRX LB





MHB DRX



NR N77/N78 PAMID




N1/3/7/40/41+N77/78 FBRX







MI PHONE		
Title	MT6883_5GL	
Size	Document Number	Rev
A3	PA_5G_N41	P0
Date:	Thursday, August 26, 2021	Sheet of

NR N77/N78 PRx-MIMO LFEM




MI PHONE		
Title	MT6883_5GL	
Size	Document Number	Rev
A3	PA_5G_N41	P0
Date:	Thursday, August 26, 2021	Sheet of






MI PHONE			
Title	MT6853		
Size A3	Document Number WTR PWR	Rev P0	
Date:	Thursday, August 26, 2021	Sheet	of

NR N77/N78/N79 DRx-LFEM




NR N77/N78/N79 DRx_MIMO-LFEM




File		
MT0883_SGL		
Size	Document Number	Rev
A2	SG_MIMO_LMA	P0
Date	Thursday, August 26, 2021	Sheet of


PH5N_N77_PA_电源




MI PHONE			
Title K16_MAIN			
Size A3	Document Number Reserved for 5G-sub 6G)		Rev P0
Date:	Thursday, August 26, 2021	Sheet	of



MI PHONE			
Title		K16_MAIN	
Size	Document Number		Rev
A3	Reserved(for 5G-sub 6G)		P0
Date:	Thursday, August 26, 2021	Sheet	of




MI PHONE			
Title		K16_MAIN	
Size	Document Number	Rev	
A3	Reserved(for MM Wave)	P0	
Date:	Thursday, August 26, 2021	Sheet	of




MI PHONE			
Title		K16_MAIN	
Size	Document Number		Rev
A3	Reserved(for 5G-WTR I)		P0
Date:	Thursday, August 26, 2021	Sheet	of

5	4	3	2	1
D				
C				
B				
A				


MI PHONE			
Title		K16_MAIN	
Size	Document Number		Rev
A3	Reserved(for 5G-WTR P)		P0
Date:	Thursday, August 26, 2021	Sheet	of




MI PHONE			
Title		K16_MAIN	
Size	Document Number	Rev	
A3	Reserved(for 5G-OTHERS)	P0	
Date:	Thursday, August 26, 2021	Sheet	of




File			K10_MAIN
Size	Document Number	Rev	
A2	NFC	P0	
Date:	Thursday, August 26, 2021	Sheet	







MI PHONE		
Title MT6873_5GA		
Size A3	Document Number Reserved(for WIFI FEM)	Rev P0
Date:	Thursday, August 26, 2021	Sheet of




MI PHONE			
Title			
MT6873_5GA			
Size	Document Number		Rev
A3	Reserved(WiFidecoupling)		P0
Date:	Thursday, August 26, 2021	Sheet	of




MI PHONE			
Title		MT6873_5GA	
Size	Document Number		Rev
A3	Reserved(for 11ad/11ax)		P0
Date:	Thursday, August 26, 2021	Sheet	of




MI PHONE			
Title		MT6873_5GA	
Size	Document Number	Rev	
A3	Reserved(for 11ad/11ax)	P0	
Date:	Thursday, August 26, 2021	Sheet	of



MI PHONE			
Title		MT6873_5GA	
Size	Document Number	Rev	
A3	Reserved(for Digital FM)	P0	
Date:	Thursday, August 26, 2021	Sheet	of



MI PHONE			
Title		MT6873_5GA	
Size	Document Number		Rev
A3	Reserved(for Analog FM)		P0
Date:	Thursday, August 26, 2021	Sheet	of



I350&FUEL GAUGE

WIDE CAMERA

Smart PA & Haptic & CAM LDO

L_SENSOR1&COMPASS

MT6360

MICRO CAMERA

MT6691 NFC

FRONT&Ultra Camera

L_SENSOR2 SAR1

TP




File		
MT6877 GPIO-1		
Rev	Document Number	Rev
A2	MT6877	P0
Date:	Thursday, August 28, 2021	Sheet

FOD

A+G

NFC

JTAG TEST POINT



Thermistor to sense RF PA temperature

1. RT3200 & RT3201 must close to B7 PA & B3+N78 or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.

[34] AUX_IN2_NTC


[34] AUX_IN1_NTC



[34] AUX_IN0_NTC

Thermistor to sense AP temperature

1. RT3202 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.

File	MT6877 GPIO-2		
Size	Document Number		
A2	MT6877	Rev	P0
Date:	Thursday, August 26, 2021	Sheet	





Schematic design notice:

Note 13-1: The load cap. have to be placed as close to REFP ball as possible.

Note 13-2: "PWRAP_SPI0_CSN" and "AUD_DAT_MOS0" pin features in trapping pin to enable JTAG.

PWRAP_SPI0_CSN	AUD_DAT_MOS0	AP JTAG	IO JTAG
H (Default)	L (Default)	N/A	N/A
H	H (by external PU)	SPI0_CSB, SPI0_CLK, SPI0_MO, SPI0_MI, DMIC_CLK	N/A
L (by external PD)	L	SPI0_CSB, SPI0_CLK, SPI0_MO, SPI0_MI, DMIC_CLK	TDM_LRCK/TDM_BCK/TDM_MCK/ TDM_DATA0/TDM_DATA1
L (by external PD)	H (by external PU)	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	N/A


Note 13-3: "AUD_NLE_MOSI1" features in trapping pin to enable JTAG over USB 2.0 port.

AUD_NLE_MOSI1	USB JTAG
L (Default)	USB 2.0
H (by external PU)	DP/DM output JTAG


Note 13-4: "AUD_NLE_MOSIO" is trapping pin to select UFS booting only or eMMC booting only.

AUD_NLE_MOSIO	Storage Booting
L (Default)	UFS only
H (by external PU)	eMMC only

File		
MT6877 INTF		
Rev	Document Number	Rev
A2	MT6877	P0
Date:	Sheet	
Friday, August 27, 2021		




Title		
MT6877 RF INTF		
Size	Document Number	Rev
C	MT6877	P0
Date	Thursday, August 26, 2021	Sheet



Schematic design notice of "10_BB_POWER_PDN" page.

Note 10-1: Differential pair of PMIC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Title MT6873_5GA		
Size C	Document Number K16_MAIN	Rev
Date:		Sheet
Thursday, August 26, 2021		



File			MT6877 PWR3
Size	Document Number		Rev
	MT6877		P0
Date:		Thursday, August 26, 2021	Sheet

U3100-9

MT6877(LPDDR4-MCP)


GND

GND


AC10	DVSS	M25
B9	DVSS	M28
B10	DVSS	N4
B12	DVSS	N8
B15	DVSS	D7
B17	DVSS	D24
B19	DVSS	N15
B22	DVSS	N16
B26	DVSS	N19
B28	DVSS	N28
B30	DVSS	N29
B32	DVSS	AJ1
B33	DVSS	P7
C2	DVSS	P8
C11	DVSS	P11
C14	DVSS	P12
C17	DVSS	P15
C21	DVSS	P16
C26	DVSS	P19
C27	DVSS	P21
C29	DVSS	P24
C31	DVSS	P25
C34	DVSS	P30
C35	DVSS	P31
D2	DVSS	P33
D5	DVSS	P34
D8	DVSS	R7
D12	DVSS	R8
D13	DVSS	R11
D15	DVSS	R15
D16	DVSS	R19
D18	DVSS	R24
D19	DVSS	R25
D20	DVSS	R28
D21	DVSS	R29
D22	DVSS	R32
D25	DVSS	D29
D28	DVSS	T8
D31	DVSS	T11
D32	DVSS	T12
D33	DVSS	E12
E3	DVSS	T16
E5	DVSS	T19
E8	DVSS	T24
E8	DVSS	T25
E10	DVSS	T30
E15	DVSS	T31
E17	DVSS	T33
E21	DVSS	T34
E23	DVSS	U6
E26	DVSS	U8
E30	DVSS	U11
E33	DVSS	U12
E34	DVSS	U15
AG24	DVSS	U16
F4	DVSS	U19
F7	DVSS	U1
F8	DVSS	U23
F10	DVSS	U26
F12	DVSS	AC7
F15	DVSS	U31
F16	DVSS	V11
F19	DVSS	V12
F21	DVSS	V15
F23	DVSS	V16
F25	DVSS	V19
F28	DVSS	V22
F29	DVSS	V23
F31	DVSS	V26
F32	DVSS	V27
F33	DVSS	W7
F34	DVSS	W15
G3	DVSS	W18
G28	DVSS	W19
G31	DVSS	W22
H3	DVSS	W23
H5	DVSS	W26
H20	DVSS	W27
H21	DVSS	W30
H22	DVSS	A2
H30	DVSS	Y2
H31	DVSS	Y3
J11	DVSS	Y4
J12	DVSS	Y7
J13	DVSS	Y10
J14	DVSS	Y14
J16	DVSS	Y15
J19	DVSS	Y18
J20	DVSS	Y19
AG16	DVSS	Y22
K29	DVSS	Y23
K3	DVSS	Y31
K6	DVSS	AJ7
K12	DVSS	AA5
AG5	DVSS	AA6
K14	DVSS	AA7
C10	DVSS	AA10
K17	DVSS	AA11
K19	DVSS	AA14
K21	DVSS	AA15
AG34	DVSS	AA18
K24	DVSS	AA19
K25	DVSS	AA22
K28	DVSS	AA23
L1	DVSS	AA26
L2	DVSS	AA27
L5	DVSS	AJ8
L7	DVSS	AB5
L8	DVSS	H6
L21	DVSS	AB10
L25	DVSS	AB11
L28	DVSS	AB14
AF3	DVSS	AB15
M7	DVSS	AB19
M8	DVSS	AB22
M11	DVSS	AB23
M12	DVSS	AB26
M15	DVSS	AB27
M16	DVSS	AK5
M19	DVSS	V8
AG25	DVSS	Y27
AG28	DVSS	AD27
E19	DVSS	AM2
E27	DVSS	AN2
F14	DVSS	AR3
F24	DVSS	AR4
R12	DVSS	J8
R16	DVSS	K8
R21	DVSS	AD11
L7	DVSS	E1
H8	DVSS	G11
J6	DVSS	G13
AG29	DVSS	G18
AJ29	DVSS	G20
AK34	DVSS	AK29

MT6877V1TZA

Title		
MT6877 GND		
Size	Document Number	Rev
C	MT6877	P0
Date	Thursday, August 26, 2021	Sheet



Title MT6365 BUCK			
Size A2	Document Number MT6877		Rev P0
Date:	Thursday, August 26, 2021	Sheet	



1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
 2. NC cap can move to application, if (PCB L<20nH, PCB R<0.2mohm)
- => value and placement of Cap, please refer design notice



For P-N pair: differential pair & GND shielding!

[65] AU_VIN0_P

For P-N pair: differential pair & GND shielding!


[60] AU_VIN1_P

For P-N pair: differential pair & GND shielding!


[60] AU_VIN2_P

For P-N pair: differential pair & GND shielding!


[60] AU_VIN2_N



ACCDDET




AUDIO OUTPUT



MT6365VMWB


-AU_HPL and AU_HPR should be routed as single end signal and be guarded by GND, up and down, left and right respectively

-The suggested layout pattern of AU_HPL/ AU_HPR/ AU_REFN is " GND AU_HPL AU_REFN AU_HPR GND"




1. AVSS18_AUD is connected to GND with very short trace
2. AVSS18_AUD is connected to de-couple cap of AVDD18_AUD and AU_V18N with 6mil trace respectively

Title		
MT6365 AUDIO		
Size	Document Number	Rev
A3	MT6877	P0
Date:	Thursday, August 26, 2021	Sheet




Route XTAL1/ XTAL2/ AVDD18_AUXADC/ AUXADC_VIN1/ AVSS18_AUXADC with 3mils width traces and well GND shielding.



Title		
MT6365 CLOCK		
Size	Document Number	Rev
A3	MT6877	P0
Date:	Thursday, August 26, 2021	Sheet

MT6315 4-Phase Buck (GPU)

Input cap GND connect to
chip first than to SYS GND




Title		
MT6315 VMD		
Size A3	Document Number MT6877	Rev P0
Date:	Thursday, August 26, 2021	Sheet

MT6315 4-Phase Buck (CPU)

Input cap GND connect to
chip first than to SYS GND



ALL C out Close to SOC



Title		
MT6315 Vproc		
Size	Document Number	Rev
A3	MT6877	P0
Date: Thursday, August 26, 2021		
Sheet		

Title		
MT6315 Reserved		
Size A3	Document Number MT6877	Rev P0
Date:	Thursday, August 26, 2021	Sheet

ALL C out Close to DDR




LD01 VFP
LD02 VTP
LD03 VMC
LD05 SD_CARD_2P95
LD06
LD07 VMDDR_EN

Title		
MT6360 BUCK LDO		
Size	Document Number	Rev
A3	MT6877	P0
Date:	Thursday, August 26, 2021	Sheet


RUVLO_SEL R () to GND
000(2.8V) Short to VDDA
001(2.9V) 1.8M
010(3V) 430K
011(3.1V) 100K
100(3.2V) 28K
101~111(3.3V) 7.5K

RHW_TRAPPING R () to GND
000 Short to VDDA
001 1.8M
010 430K
011 100K
100 28K
101 7.5K
110 1.6K
111 422R




Refer to MT6360 Application Note
If SDA trace distance > 1001 mil,
adding a Rs on this trace is suggested.

Title		
MT6360 General		
Size	Document Number	Rev
A3	MT6877	P0
Date:	Thursday, August 26, 2021	Sheet




Title		
MT636 CHARGER		
Size	Document Number	Rev
A3	MT6877	P0
Date:	Thursday, August 26, 2021	Sheet





MAX77932


MI PHONE		
File	MT6873_5GA	
Size	Document Number	Rev
C	K16_MAIN	
Date:	Thursday, August 26, 2021	Sheet 1 of 1




PRIMARY BAT CON




SECONDARY BAT CON







MI PHONE		
Title		
Size	Document Number	Rev
A3	K16_MAIN	
Date:	MT6679_5GA	Sheet of
Thursday, August 26, 2021		

UFS 2.2




LPDDR4/4x






MI PHONE			
Title		K16_MAIN	
Size	Document Number		Rev
A3	Reserved(for WCD)		P0
Date:	Thursday, August 26, 2021	Sheet	of





MI PHONE			
Title		K16_MAIN	
Size	Document Number		Rev
A3	Reserved(for WCD)		P0
Date:	Thursday, August 26, 2021	Sheet	of


SPK




Second MIC





SPKR PA



SPK2 PA




HEADSET



Title K16_MAIN			
Size A2	Document Number AUDIO	Rev P1	Rev P1
Date:	Thursday, August 26, 2021	Sheet	of


A+G1



HAPTICS

Sidekey

音量键PCB 上要加丝印

 V_+  V_- 


Title		
K16_MAIN		
Size	Document Number	Rev
A2	SENSOR	P0
Date:	Thursday, August 26, 2021	Sheet

[illegible]

The schematic diagram illustrates the power supply for the PMU. A 5V rail is connected to J6204 pin 1. A 100uF electrolytic capacitor (C6247) and a 0.001uF ceramic capacitor (C6248) are connected to this rail. A 5.3V regulator (U6248) is connected to the 5V rail and provides a regulated 5.3V output. The PMU is connected to the 5V rail via a 100k resistor (R6202) and to the regulator output via a 10k resistor (R6201). The PMU output is connected to the SDA6 pin of the J6204 connector. The PMU is also connected to the SCL6 pin of the J6204 connector. The PMU is labeled VIO18_PMU.



The schematic diagram illustrates the FP+PWRKEY interface circuit. It features a J6203 connector and a BAF02-10073-0508 component. The circuit includes several capacitors: C6204 (1uF, ±20%, 6.3V, 0201), C6210 (100uF, ±5%, 50V), C6201 (100uF, ±20%, 6.3V, 0201), C6202 (100uF, ±5%, 50V), and C6218 (NM, V0201-1uF). Power supply connections for VDD_FPS and VIO18_PMU are shown. Signal connections include FOD_SPI_MOSI, FOD_SPI_CS, FOD_SPI_CLK, FOD_SPI_MISO, FOD_RST, FOD_INT_N, and PWRKEY. The diagram is labeled 'FP+PWRKEY'.

Title		
K16_MAIN		
Size A2	Document Number SENSOR-2	Rev P0
Date:	Friday, August 27, 2021	Sheet of




File		
K10_MAIN		
Size		
A2		
Document Number		
AMOLED		
Date:		
Thursday, August 26, 2021		
Sheet		
Rev		
P0		


BTB CONNECTOR




干净³地方单独下主GND

Title		
K10 MAIN		
Size	Document Number	Rev
A2	BTB	P0
Date:	Thursday, August 26, 2021	Sheet







Title		
K16_MAIN		
Size	Document Number	Rev
A3	WIDE&TELE CAMERA	P0
Date:	Thursday, August 26, 2021	Sheet



2M MACRO




Title		
K16_MAIN		
Size	Document Number	Rev
A3	ULTRA CAMERA	P0
Date:	Thursday, August 26, 2021	Sheet




Title		
K16_MAIN		
Size B	Document Number SIM	Rev P0
Date:	Thursday, August 26, 2021	Sheet

Schematic design notice of "90_DEBUG_IO" page.





Note 90-1: UART Default support : UART0,
JTAG Default support : AP JTAG/MD_IO_JTAG



MD IO JTAG / ADSP_JTAG0 / BGF_DSP_L1



Title			K16_MAIN
Size	Document Number	Rev	
A3	<Doc>	P0	
Date:	Thursday, August 26, 2021	Sheet	



Title		
K9_MAIN		
Size	Document Number	Rev
A3	PM8009	P0
Date:	Thursday, August 26, 2021	Sheet